



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification ⁵ : H03K X	A2	(11) International Publication Number: WO 92/17938 (43) International Publication Date: 15 October 1992 (15.10.92)
(21) International Application Number: PCT/US92/02466 (22) International Filing Date: 27 March 1992 (27.03.92) (30) Priority data: 676,132 27 March 1991 (27.03.91) US (71) Applicant: THINKING MACHINES CORPORATION [US/US]; 245 First Street, Cambridge, MA2142 (US). (72) Inventors: WADE, Jon, P. ; 35 Bigelow Street, Cambridge, MA 02139 (US). WELLS, David, S. ; 39 Bear Hill Road, Bolton, MA 01740 (US). (74) Agent: JORDAN, Richard, A.; Thinking Machines Cor- poration, 245 First Street, Cambridge, MA 02142 (US).		(81) Designated States: AT (European patent), AU, BE (Euro- pean patent), BG, BR, CA, CH (European patent), DE (European patent), DK (European patent), ES (Euro- pean patent), FI, FR (European patent), GB (European patent), GR (European patent), HU, IT (European pa- tent), JP, KR, LU (European patent), MC (European pa- tent), NL (European patent), NO, RO, RU, SE (Euro- pean patent). Published Without international search report and to be republished upon receipt of that report.
(54) Title: DIFFERENTIAL DRIVER/RECEIVER CIRCUIT (57) Abstract A new driver circuit and receiver circuit for transmitting and receiving a differential signal pair. The driver circuit includes true and complement signal generating elements that generate a differential signal pair in tandem. Each of the true and comple- ment signal generating elements includes a high-gain element and at least one low-gain element. The delay circuit is responsive to the true and complement data signal for iteratively controlling the high-gain element and low-gain element of each signal generat- ing element to effect the generation of the differential signal pair, the delay circuit controlling the high-gain element with a delay relative to the low-gain element to thereby reduce ringing in the differential signal pair. The receiver circuit receives a differential receive signal pair, comprising true and complement receive signals having selected conditions over a pair of input lines and gen- erates a true and complement data signal. The receiver circuit, during normal receiving operations, generates true and comple- ment signals in response to the differential receive signal pair. During a test mode, the receiver circuit, in separate steps, com- pares the voltage levels of the true and complement receive signals to threshold voltages and generates an error signal if the selected true or complement receive signal does not have the proper relationship to the voltage level of the threshold voltage.		

BEST AVAILABLE COPY

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AT	Austria	ES	Spain	MG	Madagascar
AU	Australia	FI	Finland	ML	Mali
BB	Barbados	FR	France	MN	Mongolia
BE	Belgium	GA	Gabon	MR	Mauritania
BF	Burkina Faso	GB	United Kingdom	MW	Malawi
BG	Bulgaria	GN	Guinea	NL	Netherlands
BJ	Benin	GR	Greece	NO	Norway
BR	Brazil	HU	Hungary	PL	Poland
CA	Canada	IT	Italy	RO	Romania
CF	Central African Republic	JP	Japan	RU	Russian Federation
CG	Congo	KP	Democratic People's Republic of Korea	SD	Sudan
CH	Switzerland	KR	Republic of Korea	SE	Sweden
CI	Côte d'Ivoire	LI	Liechtenstein	SN	Senegal
CM	Cameroon	LK	Sri Lanka	SU	Soviet Union
CS	Czechoslovakia	LU	Luxembourg	TD	Chad
DE	Germany	MC	Monaco	TG	Togo
DK	Denmark			US	United States of America

1

DIFFERENTIAL DRIVER/RECEIVER CIRCUIT

2

FIELD OF THE INVENTION

3 The invention relates generally to the field of digital circuitry, and more generally to
4 differential driver and receiver circuits.

5

BACKGROUND OF THE INVENTION

6 Digital electronic systems are generally fabricated from a number of integrated circuit chips
7 that mount on printed circuit boards. The printed circuit boards carry traces that facilitate the transfer
8 of signals representing digital information among the chips and other components on the boards. A
9 digital system may comprise a number of boards mounted in one or more cabinets, and it is generally
10 necessary to interconnect the boards to facilitate transfer of signals among the boards. Within a single
11 cabinet, the wires in the form of backplanes or cables may be used to transfer signals among the
12 boards, and between cabinets cables are typically used as transmission lines to transfer the signals.

13 In particular between cabinets, but also between boards and in some cases between chips on
14 the same board, "differential" signaling is typically used. In differential signaling, two physical signals
15 are transmitted together as a "differential pair" to facilitate the transfer of a single bit of information,
16 with the logical state of the information bit being represented by the difference in voltage levels
17 between the signals. If, for example, one signal of the differential pair is at a high voltage level and the
18 other is at a low voltage level, the logical state of the information bit may be taken as asserted, or a
19 "one." On the other hand, if the states of the signals are reversed, the logical state of the information
20 bit may be taken as negated, or a "zero."

21 Differential signaling may be used for a number of reasons. Differential signaling may be used
22 to reduce the likelihood that information transferred can be corrupted due to some types of noise, or
23 undesirable voltage changes, which may be induced in the lines carrying the signals between the signal
24 driver and the receiver. The lines which carry differential signal pairs are typically routed adjacent
25 each other, and if noise is induced in one line it will likely also contemporaneously be induced in the
26 other and with the same amplitude, resulting in what is generally known as "common-mode noise."
27 Since the state of the information bit is represented by the difference between the voltage levels in the
28 two lines, the noise voltage in the two lines will cancel.

29 In addition, differential signaling may be used when routing lines between components of a
30 digital system that are powered by different power supplies, particularly if such components are in
31 separate cabinets. In such systems, the voltages provided by the power supplies may be different, in
32 which case the absolute voltage levels of the signals between the components may also be different.
33 This is a particular difficulty in connection with components of a system that are housed in diverse
34 cabinets. Since in differential signaling the state of the information bit is represented by the difference
35 between voltage levels in the two lines carrying the differential signal pair, rather than by their

1 absolute voltage levels, such offsets, which are termed "common-mode voltage shift," will be present in
2 both lines of the differential signal pair and canceled when the voltage difference is determined.

3 The rate at which information bits can be transmitted in a digital system depends on a number
4 of factors, with a primary factor being the rate at which transitions in a signal's voltage level can be
5 made to occur on the line carrying the signal. However, a sharp transition can also cause a problem, in
6 particular resulting in generation of noise, known as "ringing," at the beginning of a transition. That
7 form of noise is one type of "differential noise," that is, noise that is individually generated and coupled
8 over each line of the differential signal pair. In differential noise, the amplitude and timing of the
9 noise are not necessarily the same on both lines and thus can not be corrected by taking the difference
10 between voltage levels in the lines carrying a differential pair.

11 Another problem arises in some very large digital systems, particularly those with a large
12 number of interconnection lines, namely, the maintenance of the lines among components to ensure
13 that correct information is being transferred. In some large digital systems, the components may be
14 connected by hundreds or even thousands of lines, and, if a line is faulty, incorrect information may be
15 transferred. The problem may be exacerbated in a system that employs differential signaling,
16 particularly if only one line of a differential signal pair is faulty. When that occurs, the information bit
17 represented by the differential signal pair may generally be correctly received, with erroneous bits
18 being received only intermittently. Thus, in such cases it may be difficult to determine even the fact
19 that one line of the differential signal pair is faulty.

20 SUMMARY OF THE INVENTION

21 The invention provides a new and improved differential driver circuit and receiver circuit.

22 In brief summary, the new driver transmits a differential signal pair over a pair of controlled-
23 impedance output lines in response to a true and complement data signal. The driver circuit comprises
24 a differential mode signal generating circuit and a delay circuit. The differential mode signal
25 generating circuit includes true and complement signal generating elements for generating a
26 differential signal pair in tandem. Each of the true and complement signal generating elements
27 includes a high-gain element and at least one low-gain element. The delay circuit is responsive to the
28 true and complement data signal for iteratively controlling the high-gain element and low-gain element
29 of each signal generating element to effect the generation of the differential signal pair, the delay
30 circuit controlling the high-gain element with a delay relative to the low-gain element to thereby
31 reduce ringing in the differential signal pair.

32 The receiver circuit receives a differential receive signal pair, comprising true and complement
33 receive signals having selected conditions over a pair of input lines and generates a true and
34 complement data signal. The receiver circuit comprises a differential receiver for generating a signal in
35 response to the differential receive signal pair, and a signal utilization means, such as a latch, that
36 performs a selected operation in response to the signals from the differential receiver. The differential

1 receiver includes a threshold voltage generation means, a differential amplifier and a multiplexer.
2 The threshold voltage generation means generates a threshold voltage. The differential amplifier has
3 true and complement input terminals for receiving signals and generates an output signal at an output
4 terminal having a voltage level representative of the difference between voltage levels of signals at the
5 input terminals. The multiplexer means selectively couples the true and complement data signals to
6 the differential amplifier during a receive mode and one of the true or complement receive signals and
7 a threshold voltage to input terminals of the differential amplifier. Finally, the signal utilization means
8 generates a digital output signal having selected values in response to the output signal from the
9 differential receiver, the digital output signal having selected data conditions corresponding to the
10 condition of the differential signal pair during the receive mode, and test conditions in response to the
11 voltage levels of the output signals from the differential amplifiers during the test mode.

12 BRIEF DESCRIPTION OF THE DRAWINGS

13 This invention is pointed out with particularity in the appended claims. The above and further
14 advantages of this invention may be better understood by referring to the following description taken
15 in conjunction with the accompanying drawings, in which:

16 Fig. 1A is a detailed schematic diagram of a driver circuit constructed in accordance with the
17 invention; and Fig. 1B is a graph useful in understanding the operation of the driver circuit depicted in
18 Fig. 1A; and

19 Fig. 2 is a detailed schematic diagram of a receiver circuit constructed in accordance with the
20 invention.

21 DETAILED DESCRIPTION OF AN ILLUSTRATIVE EMBODIMENT

22 Figs. 1A and 2 are detailed logic diagrams of a driver circuit 10 and a receiver circuit 100,
23 respectfully, constructed in accordance with the invention. The driver circuit 10 and receiver circuit
24 100 may, for example, be provided as interface circuits in connection with integrated circuit chips (not
25 shown) in a digital system. In that role, the driver circuit 10 may be used to receive true and
26 complement OUT DATA output data signal generated by other circuitry represented by output data
27 generator circuit 15 and an inverter 16, latch it and transmit it in differential form over external lines to
28 other circuitry, such as the receiver circuit 100. Similarly, the receiver circuit 100 may be used to
29 receive a differential signal pair over external lines, latch it and provide the latched signal to other
30 circuitry, represented by input data utilization circuit 103.

31 With reference to Fig. 1A, the driver circuit 10 includes two major elements, namely, a
32 differential output latch 11 and a differential output driver 12. The differential output latch 11
33 receives the true and complement OUT DATA output data signals over lines 13T and 13C,
34 respectively. As is conventional, the true signal is identified by the signal name, and the complement
35 signal is identified by the signal name having a horizontal bar thereover.

1 In response to the assertion of an EN XMIT enable transmit signal, which is received from the
2 output data generator circuit 15 by the differential output latch 11 over a line 14, the differential
3 output latch 11 is conditioned by the true and complement OUT DATA signals and provides true and
4 complement LAT XMIT DATA latched transmit data signals over lines 15T and 15C, respectively, to
5 the differential output driver 12. The EN XMIT enable transmit signal provided by output data
6 generator circuit 15 controls the timing of transmission by the differential output driver 12.

7 More particularly, the true OUT DATA signal on line 13T controls a transistor 20T and the
8 complement OUT DATA signal on line 13C controls a transistor 20C. If the true OUT DATA signal
9 is asserted, transistor 20T is on. In that case, the complement OUT DATA signal is negated and the
10 transistor 20C controlled thereby will be off. The assertion of the EN XMIT signal will turn on both
11 transistors 21A and 21B, which will create a current path from node 22A through transistors 21A and
12 20T to ground. Since transistor 20C is off due to the negation of the complement OUT DATA signal,
13 no current path will be provided from a second node 22B therethrough to ground.

14 The grounding of node 22A results in the complement LAT XMIT DATA signal on line 15C
15 being negated. The complement LAT XMIT DATA signal is coupled to an inverter 23B, which
16 comprises a pull-up transistor 24B and a pull-down transistor 25B connected between a positive power
17 source, indicated by "+", and ground. Both the source terminal of pull-up transistor 24B and the drain
18 terminal of pull-down transistor 25B are connected to node 22B so that, when the complement LAT
19 XMIT DATA signal is negated, the pull-up transistor 24B is turned on and the pull-down transistor
20 25B is turned off. When that occurs, a current path is created from the positive power supply through
21 pull-up transistor 24B to node 22B. The off pull-down transistor 25B also blocks a current path
22 therethrough from node 22B from ground, and so the power supply, through the on pull-up transistor
23 24B, energizes node 22B.

24 The energization of node 22B asserts the LAT XMIT DATA signal on line 15T. The asserted
25 LAT XMIT DATA signal is coupled to an inverter 23A, which comprises a pull-up transistor 24A and
26 a pull-down transistor 25A. Like inverter 23B, the transistors 24A and 24B are connected between the
27 positive power source and ground, and the source terminal of pull-up transistor 24A and drain
28 terminal of pull-down transistor 25A are both connected to node 22A. The asserted true LAT XMIT
29 DATA signal on line 15T turns on pull-down transistor 25A and turns off pull-up transistor 25B,
30 effectively providing another path (that is, a path in addition to the path through transistors 20T and
31 21A) from node 22A to ground.

32 At some point thereafter, the external circuitry (not shown) will negate the EN XMIT enable
33 transmit signal. When that occurs, the transistors 21A and 21B are turned off, effectively isolating
34 nodes 22A and 22B from transistors 20T and 20C. It will be appreciated that that will also effectively
35 isolate node 22A from the path to ground through on transistor 20T. However, the true and
36 complement LAT XMIT DATA latched transmit data signals remain in the same asserted and

1 negated conditions, respectfully. This will be appreciated from the following. Even though the
2 negation of the EN XMIT enable transmit signal turns transistor 21A off, thereby blocking the path to
3 ground from node 22A through transistor 20T, a path to ground from node 22A remains through the
4 on transistor 25A of inverter 23A. Accordingly, the complement LAT XMIT DATA signal will remain
5 negated, maintaining pull-up transistor 24B in the on condition and pull-down transistor 25B in the off
6 condition, and node 22B energized. Since node 22B is energized, the true LAT XMIT DATA signal is
7 asserted, which maintains pull-up transistor 24A in the off condition and pull-down transistor in the on
8 condition, which, in turn, maintains the coupling of node 22A to ground. Thus, the conditions of the
9 true and complement LAT XMIT DATA latched transmit data signal are maintained after the EN
10 XMIT enable transmit signal is negated.

11 While the operation of the differential output latch has been described in connection with
12 true and complement OUT DATA signals having the asserted and negated conditions, respectively, it
13 will be appreciated that complementary operations will occur if the conditions of the true and
14 complement signals are reversed, that is, if they have the negated and asserted conditions respectively.
15 In that case, if the true and complement OUT DATA signals are negated and asserted, the true and
16 complement LAT XMIT DATA signals will have the negated and asserted conditions respectively.
17 This will be apparent since the differential output latch 11 is constructed symmetrically with respect to
18 the true and complement OUT DATA output data signals, and thus will operate symmetrically with
19 respect to the conditions of the respective signals.

20 The true and complement LAT XMIT DATA latched transmit data signals are coupled to the
21 differential output driver 12. The differential output driver 12 generates, in response to the true and
22 complement LAT XMIT DATA signals, true and complement XMIT DATA signals which it transmits
23 over output lines 30T and 30C, respectively. The true and complement XMIT DATA transmit data
24 signals collectively define a single differential signal pair, in which the logic level, or digital information
25 bit value, represented by the signal pair is defined by the difference in voltage level between the
26 respective true and complement XMIT DATA signals. The differential output driver 12 generates the
27 true and complement XMIT DATA signals so as have short transition times, to facilitate high data
28 transfer rates, while at the same time minimizing problems of signal ringing, resulting in fuzzing of the
29 edges of the transitions, which can occur in response to too abrupt rates of changes in amplitude of the
30 respective signals.

31 In one embodiment, in which the driver circuit 10 is on one component such as an integrated
32 circuit chip, the differential output driver 12 generates and transmits true and complement XMIT
33 DATA transmit data signals onto lines 30T and 30C for transmission to another component, which
34 may reside, for example, on another integrated circuit chip. As is conventional in that embodiment,
35 the lines 30T and 30C are connected to terminators 50T and 50C, respectively, which supply power to
36 the lines. In particular, terminator 50T comprises a voltage divider including resistors 51T and 52T
37 connected between a power supply and ground. The line 30T is connected to the node 53T between

1 the two resistors 51T and 52T. Similarly, terminator 50C comprises a voltage divider including
2 resistors 51C and 52C connected between the power supply and ground, and the line 30C is connected
3 to the node 53C between the two resistors 51C and 52C.

4 The terminators 50T and 50C bias the lines 30T and 30C, respectively, to voltage levels that
5 are determined by the voltage levels of the respective power supplies and the ratios of the resistances
6 of the respective resistors. Generally, the differential output driver 12 will be continually coupling
7 current to ground from the lines 30T and 30C, regardless of whether the respective signals are in their
8 asserted or negated states. The relative voltage levels of the respective true and complement XMIT
9 DATA signals, which, in turn, determines the asserted or negated states of the respective true and
10 complement XMIT DATA signals, will be determined by the relative amounts of current coupled by
11 the differential output driver 12 from the respective lines 30T and 30C.

12 The differential output driver circuit 12 includes a current mode logic circuit 31, which
13 comprises two current steering elements 32A and 32B and a transistor 33 all connected to a node 34.
14 Transistor 33 has a gate terminal connected to a power supply, which controls the transistor 33 to
15 operate as a current source for the current steering elements 32A and 32B; that is, the gate terminal is
16 controlled to permit transistor 33 to couple a predetermined maximum amount of current
17 therethrough from both current steering elements 32A and 32B. In addition, the true and complement
18 LAT XMIT DATA signals, the voltage levels of the signals on lines 30T and 30C and the voltage level
19 of node 34, all condition current steering elements 32A and 32B to selectively couple more or less
20 current, as determined by the conditions of the true and complement LAT XMIT DATA signals, to
21 node 34 from the lines 30T and 30C.

22 Each terminator 50T and 50C applies a voltage to lines 30T and 30C and maintains it at a
23 particular value determined by the relative conductance of the current steering elements 32A and 32B,
24 respectively, to generate the true and complement XMIT DATA transmit data signals. The line 30T is
25 connected to a node 35A of one current steering element 32A, and line 30C is connected to a node
26 35B of the other current steering element 32B. That is, if the true LAT XMIT DATA signal is
27 asserted and the complement is negated, the current steering element 32A will couple more current to
28 node 34 and the current steering element 32B will couple less current thereto, with transistor 33
29 ensuring that the sum of the currents coupled by both current steering elements remains at
30 approximately the same predetermined level. When that occurs, more current will be coupled through
31 the resistor 51T of terminator 50T than through resistor 51C of terminator 50C, and so the voltage
32 drop across resistor 51T will be greater than across resistor 51C. Accordingly, the voltage level at node
33 53T and on line 30T, which carries the true XMIT DATA signal, will be lower than the voltage level at
34 node 53C and on line 30C, which carries the complement XMIT DATA signal. In that case, the
35 difference between the voltages on lines 30T and 30C is negative, which provides a differential XMIT
36 DATA signal pair which is deemed to have a negated logic level.

37 On the other hand, if the true LAT XMIT DATA signal is negated and the complement is

1 asserted, the current steering element 32A will couple less current to node 34 and the current steering
2 element 32B will couple more current thereto, with transistor 33 ensuring that the sum of the currents
3 coupled by both current steering elements remains at approximately the same predetermined level.
4 When that occurs, less current will be coupled through the resistor 51T of terminator 50T than
5 through resistor 51C of terminator 50C, and so the voltage drop across resistor 51T will be less than
6 across resistor 51C. Accordingly, the voltage level at node 53T and thus on line 30T, which carries the
7 true XMIT DATA signal, will be greater than that at node 53C and on line 30C, which carries the
8 complement XMIT DATA signal. In that case, the difference between the voltages on lines 30T and
9 30C is positive, which provides a differential XMIT DATA signal pair which is deemed to have a
10 negated logic level, in the negative-assertion logic convention.

11 The true and complement LAT XMIT DATA signals provided by the differential output latch
12 11 control the relative conductance of the current steering elements 32A and 32B and thus the amount
13 of current each will couple from the respective lines 30T and 30C. If the LAT XMIT DATA signals
14 enable the conductance of the current steering element 32B to be greater than that of the current
15 steering element 32A, the voltage level of the complement XMIT DATA signal will be lower than that
16 of the true XMIT DATA signal. In that case, the differential XMIT DATA signal pair will have an
17 asserted logic level. On the other hand, if the conductance of the current steering element 32B is less
18 than that of the current steering element 32A, the voltage level on line 30T, and thus of the true XMIT
19 DATA signal, will be lower than that of the complement XMIT DATA signal. In that case, the
20 differential XMIT DATA signal pair, which is defined by the difference in voltage level between the true
21 and complement XMIT DATA signals, will have a negated logic level.

22 Each current steering element 32A and 32B includes a set of transistors 40A through 42A and
23 40B through 42B, respectively. The transistors 40A through 42A and 40B through 42B, in combination
24 with tapped delay lines 43A and 43B, control the generation and shaping of the true and complement
25 XMIT DATA transmit data signals in response to the true and complement LAT XMIT DATA
26 latched transmit data signals. In current steering element 32A, transistor 41A has a relatively large
27 gain, that is, change in conductance as a function of the signal applied to its gate terminal, whereas the
28 other transistors 40A and 42A each have relatively small gains. Similarly, in current steering element
29 32B, transistor 41B has a relatively large gain, whereas transistors 40B and 42B each have relatively
30 small gains. The delay lines 43A and 43B effectively control the transistors 40A through 42A and 40B
31 through 42B to facilitate the assertion, negation and shaping of the transitions of the true and
32 complement XMIT DATA transmit data signals.

33 Each delay line 43A and 43B includes series-connected inverters 44A and 45A, comprising
34 delay line 43A, and inverters 44B and 45B, comprising delay line 43B. The true LAT XMIT DATA
35 signal from differential output latch 11 is coupled to the input terminal of inverter 44A and the gate
36 terminal of transistor 40A. The output terminal of inverter 44A is connected to the input terminal of
37 inverter 45A and is also connected to the gate terminal of transistor 41B of current steering element

1 32B. The output terminal of inverter 45A is connected to the gate terminal of the transistor 42A of
2 current steering element 32A. Similarly, the complement LAT XMIT DATA signal from differential
3 output latch 11 is coupled to the input terminal of inverter 44B and the gate terminal of transistor 40B.
4 The output terminal of inverter 44B is connected to the input terminal of inverter 45B and is also
5 connected to the gate terminal of transistor 41A of current steering element 32A. The output terminal
6 of inverter 45B is connected to the gate terminal of the transistor 42B of current steering element 32B.

7 The operation of the differential output driver 12, in particular the current steering elements
8 32A and 32B, will be described in connection with Figs. 1A and 1B. Fig. 1B depicts the voltage levels of
9 the true and complement XMIT DATA signals through one differential signal transition, in which the
10 true XMIT DATA signal goes from a high voltage level to a low voltage level and the complement
11 XMIT DATA signals goes from a low voltage level to a high voltage level, thereby negating the
12 differential XMIT DATA signal pair.

13 In the example shown in Fig. 1B, at time A (Fig. 1B) the differential output latch 11 asserts the
14 true LAT XMIT DATA and negates the complement LAT XMIT DATA signal. In response, the
15 asserted true LAT XMIT DATA signal will begin increasing the conductance of the transistor 40A in
16 current steering element 32A. Contemporaneously, the negated complement LAT XMIT DATA
17 signal will reduce the conductance of the transistor 40B in current steering element 32B. When that
18 occurs, the current steering element 32B begins reducing the amount of current which it couples
19 therethrough from line 30C, and current steering element 32A begins increasing the amount of current
20 which it couples therethrough from line 30T. As a result the voltage level of true XMIT DATA signal
21 on line 30T begins decreasing, and that of the complement XMIT DATA signal on line 30C begins
22 increasing, as shown on Fig. 1B. The voltage level decrease of the true XMIT DATA signal and
23 increase of the complement XMIT DATA signal will continue during time period "B" shown on
24 Fig. 1B.

25 At some time "C" at the end of the time period "B," as determined by the propagation delay
26 through inverter 44B, the inverter 44B will begin increasing the conductance of transistor 41A.
27 Contemporaneously, the inverter 44A will begin decreasing the conductance of transistor 41B. The
28 time period "B" from time A to time C will depend on the propagation delays of the respective signals
29 through inverters 44A and 44B. As noted above, transistors 41A and 41B have relatively high gains,
30 and so the conductance of transistors 41A and 41B will be increased and decreased, respectively, very
31 quickly. As a result, the current steering element 32A will rapidly begin coupling relatively large
32 amounts of current therethrough to node 34.

33 The rapid increase of current through current steering element 32A will result in a large and
34 rapid voltage drop across resistor 51T, thereby rapidly decreasing the voltage level of node 53T and
35 thus of line 30T. Contemporaneously, since transistor 33 maintains the sum of the currents through
36 the current steering elements 32A and 32B at a predetermined maximum level, in combination with

1 the signal from inverter 44A, transistor 41B will be rapidly turned off, and so the rate at which the
2 current flows through current steering element 32B will be rapidly reduced. As a result, the voltage
3 drop across resistor 51C will be rapidly reduced, rapidly increasing the voltage level of node 53C and
4 thus of line 30T. This is indicated in Fig. 1B by the increasing magnitude of the slopes of the graphs of
5 the respective signals in time period "D" following time "C," compared to those in time period "B."

6 At time E, the inverter 45A begins to increase the conductance of transistor 42A in current
7 steering element 32A. Contemporaneously, inverter 45B of delay line 43B begins to reduce the
8 conductance of transistor 42B in current steering element 32B. The increasing conductance of
9 transistor 42A, combined with the continuing increase of the conductance of transistor 41A due to the
10 signal from inverter 44B, increases the rate at which current flows through current steering element
11 32A, further increasing the rate of the decline of the voltage level of line 30T. Similarly, the decreasing
12 conductance of transistor 42B, combined with the continuing decrease of the conductance of transistor
13 41B due to the signal from inverter 44A, decreases the rate at which current flows through current
14 steering element 32B, further increasing the rate of the increase in voltage level of line 30C. These are
15 reflected in the increase in magnitude of the slopes of the respective true and complement XMIT
16 DATA signals immediately after time E in time period F. At some point, as represented by time G,
17 the transistors 40A through 42A and 40B through 42B in current steering elements 32A and 32B,
18 respectively, reach their maximal and minimal conductance levels, at which point the voltage levels of
19 the respective signals stop changing.

20 It will be appreciated that, since the current steering elements 32A and 32B are symmetric
21 with respect to the true and complement LAT XMIT DATA latched transmit data signals, they will
22 operate in a complementary manner if the condition of the true and complement LAT XMIT DATA
23 signals are complementary, which, in turn, enables the differential output latch 11 to generate the
24 signals with the complementary conditions.

25 The low-gain transistors, that is, low-gain transistors 40A and 42A in current steering element
26 32A, and transistors 40B and 42B in current steering element 32B, are provided to smooth what would,
27 in their absence, be an abrupt and rapid change in the voltage levels of the respective signals, which
28 could result in ringing at the beginning of the signal transitions. It will be appreciated that the low-gain
29 transistors are provided to modify the rate of change of the voltage levels of the respective signals at
30 the beginning of a transition from that which would be provided by high-gain transistors 41A and 41B
31 alone, to reduce ringing that might otherwise be present. In some particular embodiments, that can be
32 accomplished by providing only the low-gain transistors 40A and 40B, which are enabled prior to the
33 enablement of the high-gain transistors 41A and 41B.

34 Each delay line 43A and 43B in the differential output driver 12 has been described as
35 comprising a series of inverters, each of which complements the signal it receives. In that case, the
36 output signal from inverter 44A, which is the complement of the true LAT XMIT DATA latched

1 transmit data signal from the differential output latch 11 (as delayed by the propagation delay of the
2 inverter 44A) will be used to control transistor 41B of current steering element 32B. Similarly, the
3 output signal from inverter 44B, which is the complement of the complement LAT XMIT DATA
4 signal (as delayed by the propagation delay of the inverter 44B) will be used to control transistor 41A
5 of current steering element 32A. It will be appreciated that the delay lines may be formed of non-
6 inverting components, in which case the output signal from the first component of delay lines 43A and
7 43B will control the transistors 41A and 41B, respectively, of the current steering elements 32A and
8 32B. However, having both delay lines 43A and 43B control both current steering elements 32A and
9 32B can assist in ensuring that complementary operations contemporaneously occur in the current
10 steering elements 32A and 32B.

11 The true and complement XMIT DATA signals on lines 30T and 30C, are received as true
12 and complement RCV DATA receive data signals by a receiver circuit elsewhere in the digital system,
13 such as receiver circuit 100 shown in Fig. 2. Since the true and complement RCV DATA signal
14 collectively define a single, negative assertion, differential RCV DATA signal pair (in conformity with
15 the signals provided by driver circuit 10 as described above), the differential signal pair is deemed
16 asserted if the voltage level of the true RCV DATA signal is above that of the complement RCV
17 DATA signal. On the other hand, the differential signal pair is deemed negated if the voltage level of
18 the complement RCV DATA signal is above that of the true RCV DATA signal.

19 With reference to Fig. 2, the receiver circuit 100 includes a differential receiver 101 and a
20 differential input latch 102. The differential receiver 101 receives the differential RCV DATA receive
21 data signal pair and generates a BUFF RCV DATA buffered receive data signal whose condition is
22 determined by the condition of the differential RCV DATA signal pair. That is, the differential
23 receiver 101 receives the true and complement RCV DATA signals and generates a BUFF RCV
24 DATA buffered receive data signal having a low voltage level if the differential RCV DATA signal
25 pair is asserted, and a BUFF RCV DATA signal having a high voltage level if the differential RCV
26 DATA signal pair is negated.

27 The differential input latch 102 receives the BUF RCV DATA signal from the differential
28 receiver 101 as well as an EN RCV enable receive timing signal. In response to the assertion of the EN
29 RCV signal, the differential input latch 102 latches the BUF RCV DATA signal and provides a
30 complement IN DATA signal to other circuitry, represented by the input data utilization circuit 103.
31 The EN RCV enable receive signal may also be provided by the input data utilization circuit 103 to
32 controls the timing of reception by the differential input latch 102.

33 During normal operation of the differential receiver 101, a TRUE DATA SEL true data
34 select signal and a COMP DATA SEL complement data select signal are both asserted. The TRUE
35 DATA SEL and COMP DATA SEL signals are controlled by a test data utilization and control circuit
36 104, whose function will be described below. The asserted TRUE DATA SEL and COMP DATA SEL

1 signals condition multiplexers 110 and 111 to couple the true and complement RCV DATA signals,
2 respectively, to a differential amplifier circuit 112. More specifically, the asserted TRUE DATA SEL
3 and COMP DATA SEL signals enable pass transistors 113 and 114, respectively, in multiplexers 110
4 and 111 to couple the true and complement RCV DATA signals, respectively, to the differential
5 amplifier circuit 112.

6 The differential amplifier circuit 112 receives the true RCV DATA signal, through on pass
7 transistor 113 at the gate terminal of a transistor 115, and the complement RCV DATA signal,
8 through on pass transistor 114, at the gate terminal of a transistor 116. The drain terminals of both
9 transistors 115 and 116 are connected to a node 117, which, in turn, is connected to the source terminal
10 of a current source comprising transistor 120. The drain terminal of transistor 120 is, in turn,
11 connected to a power supply, as indicated by the "+" indicator. The gate terminal of load transistor
12 120 is connected to ground, which biases the transistor 120 in the on condition, and enables it to
13 provide a predetermined maximum amount of current to node 117.

14 As the differential RCV DATA signal pair shifts from an asserted condition to a negated
15 condition, the voltage level of the true RCV DATA signal decreases and the voltage level of the
16 complement RCV DATA signal increases. The decrease of the voltage level of the true RCV DATA
17 signal biases the transistor 115 of differential amplifier 112 more on. In that condition, the
18 conductance of transistor 115 increases, which effectively increases the amount of current conducted
19 therethrough and enables the voltage level of a node 123 to rise. Node 123 represents the connection
20 point of the source terminal of transistor 115, the drain terminal of a transistor 121, and the line 125
21 carrying the BUF RCV DATA buffered receive data signal.

22 On the other hand, the increase of the voltage level of the complement RCV DATA signal
23 biases transistor 116 more off, which decreases the conductance of the transistor 116, effectively
24 decreasing the amount of current conducted therethrough and reducing the voltage level of a node
25 124. Node 124 represents the connection between the source terminal of transistor 116, the drain
26 terminal of a transistor 122 and a line 126 which controls the gate terminals of transistors 121 and 122.

27 The decrease of the voltage level at node 124 is reflected by the signal on line 126 turning the
28 transistor 121 more off. This, in turn, effectively decreases the conductances of transistors 122 and
29 121. The decrease of the conductance of transistor 121, coupled with the increase of the conductance
30 of transistor 115 as described above, enhances the voltage level increase of node 123, which, in turn,
31 increases the voltage swing of the BUF RCV DATA signal. It will be appreciated that the decrease of
32 the voltage level at node 124 will also turn transistor 122 more off at this point, and so it will be
33 desirable to condition transistors 116 and 122 to ensure that the change of the complement RCV
34 DATA signal causes the conductance of transistor 116 to decrease at least as fast as the change of the
35 voltage level at node 124 causes the conductance of transistor 122 to decrease.

36 On the other hand, if the differential RCV DATA signal pair shifts from a negated condition

1 to an asserted condition, the voltage level of the true RCV DATA signal increases and the voltage
2 level of the complement RCV DATA signal decreases. The increase of the voltage level of the true
3 RCV DATA signal biases the transistor 115 of differential amplifier 112 more off. In that condition,
4 the conductance of transistor 115 decreases, which effectively decreases the amount of current
5 conducted therethrough and reduces the voltage level of node 123. On the other hand, the decrease
6 of the voltage level of the complement RCV DATA signal biases transistor 116 more on, which
7 increases the conductance of the transistor 116, effectively increasing the amount of current conducted
8 therethrough and increasing the voltage level of node 124.

9 The increase of the voltage level at node 124 is reflected by the signal on line 126 turning the
10 transistor 121 more on. This, in turn, effectively increases the conductance of transistors 122 and 121.
11 The increase of the conductance of transistor 121, coupled with the decrease of the conductance of
12 transistor 115 as described above, enhances the voltage level decrease of node 123, which, in turn,
13 enhances the voltage reduction of the BUF RCV DATA signal.

14 The BUF RCV DATA signal is coupled over line 125 to the differential input latch 102. The
15 differential input latch includes two inverters, 130 and 131, and two transistors 132 and 133. When the
16 input data utilization circuit 103 asserts the EN RCV enable receive signal, pass transistor 132 is
17 turned on to couple the signal on line 125 to a node 134. The assertion of the EN RCV signal also
18 turns off transistor 133, which isolates node 134 from the output terminal of inverter 131. As a result,
19 the signal at node 134 reflects only the signals coupled thereto by transistor 132 from line 125. The
20 input terminal of inverter 130 is also connected to node 134. As a result, the inverter 130 provides, at
21 its output terminal connected to node 135, a signal, which comprises the IN DATA input data signal,
22 which is the complement of the signal at node 134. Accordingly, when the BUF RCV DATA buffered
23 receive data signal has a low voltage level, which occurs when the differential RCV DATA receive data
24 signal is asserted, node 135 and the IN DATA signal are at a high voltage level when the EN RCV
25 enable receive signal is asserted. Conversely, when the BUF RCV DATA buffered receive data signal
26 is at a high voltage level, which occurs when the differential RCV DATA signal is negated, node 135
27 and the IN DATA signal are at a low voltage level when the EN RCV signal is asserted.

28 Node 135 is also connected to the input terminal of inverter 131. The output terminal of
29 inverter 131 is connected to one terminal of transistor 133. When the EN RCV enable receive signal is
30 negated, the transistor 133 is turned on to couple the output signal from inverter 131 to the node 134,
31 and hence to the input terminal of inverter 130. However, negation of the EN RCV signal also turns
32 off pass transistor 132, isolating the node 134 from the BUF RCV DATA signal. It will be appreciated
33 that, since the inverter 131 complements the signal at node 135, which, in turn, is the complement of
34 the signal that was present at node 134 when the EN RCV signal was asserted, the same signal will be
35 provided at node 134 by inverter 131 when the EN RCV signal is negated. Accordingly, the IN DATA
36 signal will remain in the same asserted or negated condition when the EN RCV signal is negated.

37 In accordance with another aspect of the invention, the differential driver circuit 10 and

1 receiver circuit 100 also include elements which facilitate the location of faulty signal paths
2 therebetween. A faulty signal path may constitute, for example, a break in a wire 30T or 30C between
3 driver 10 and receiver 100. Generally, if such a defect exists in connection with the line for either the
4 true or complement signal of a differential signal pair, the voltage level of the signal as received by the
5 receiver circuit 100 will follow the voltage level of the other signal, and the identification of the
6 particular line which is defective is difficult.

7 To accommodate identification and location of such defects, the driver circuit 10 (Fig. 1A) is
8 connected to a test data generator circuit 17 and receiver circuit 100 is connected to a test data
9 utilization/control circuit 104. The test data generator circuit 17, in response to DRVR TST CTRL
10 driver test control signals from external control circuitry (not shown), generates an OUT DATA
11 output data signal having a selected condition and controls the EN XMIT enable transmit signal to
12 generate and transmit a differential XMIT DATA signal pair corresponding thereto.

13 Similarly, the test data utilization/control circuit 104 receives RCVR TST CTRL receiver test
14 control signals from the external control circuitry, which enable it to condition the differential receiver
15 101 as described below, to facilitate the test operation. Briefly, in enabling the test operation, the test
16 utilization/control circuit 104 separately enables the coupling of the true and complement RCV DATA
17 signals to the differential amplifier 112 along with a test signal of a selected voltage and determines the
18 condition of the IN DATA signal in response thereto. The test data utilization/control circuit 104
19 provides RCVR TST STA receiver test status signals which indicate the condition of the IN DATA
20 input data signal, and the external circuitry can compare the actual condition of the IN DATA input
21 data signal with the condition expected in response to the true or complement XMIT DATA signal
22 and determine whether the condition is correct. The coupling of the test signal voltage effectively
23 substitutes for the one of the true or complement RCV DATA signal that is not being coupled to the
24 differential amplifier at a particular time, thereby facilitating separate testing of the true and
25 complement RCV DATA signals.

26 More specifically, to accommodate the test operation, the multiplexers 110 and 111 in
27 differential receiver 101 are connected to a threshold voltage reference generator network 150,
28 comprising a resistor network that generates HI TEST and LO TEST signals having voltage levels
29 selectable by a TST SEL test select signal from other circuitry (not shown). The test data utilization
30 and control circuit 104 separately conditions the TRUE DATA SEL true data select and COMP
31 DATA SEL complement data select signals to couple either the HI TEST and complement RCV
32 DATA signal, on the one hand, or the LO TEST and true RCV DATA signals on the other hand, to
33 the differential amplifier 112. The test data utilization and control circuit 104 also conditions the TST
34 SEL test select signal to control the voltage levels of the HI TEST and LO TEST signals to selected
35 threshold voltage levels.

36 When test data utilization and control circuit 104 negates the TRUE DATA SEL true data
37 select signal, the transistor 113 in multiplexer 110 is turned off. When that occurs, an inverter 162

1 complements the negated TRUE DATA SEL signal to assert a TRUE TST SEL true test select signal
2 that, in turn, enables a transistor 160 to couple the HI TEST signal to the gate terminal of transistor
3 115. In addition, when the COMP DATA SEL complement data select signal is negated, the transistor
4 114 in multiplexer 111 is turned off. When that occurs, an inverter 163 complements the negated
5 COMP DATA SEL signal to assert a COMP TST SEL complement test select signal that enables a
6 transistor 161 to couple the LO TEST signal to the gate terminal of transistor 116.

7 The threshold voltage reference generator network 150 comprises resistors 151 through 154
8 connected in series between a power supply and ground. The connection between resistors 151 and
9 152 comprises a node 155, from which point the HI TEST signal is taken. The connection between
10 resistors 152 and 153 comprises a node 156, at which point the TST SEL true test select signal is
11 applied. Finally, the connection between resistors 153 and 154 comprises a node 157, from which point
12 the LO TEST signal is taken.

13 The TST SEL test select signal governs the voltage conditions of the HI TEST and LO TEST
14 signals. In particular, when test data utilization and control circuit 104 is asserting the TST SEL signal,
15 a high voltage is applied to node 156. In that condition, the HI TEST signal is at the high voltage level,
16 and the LO TEST signal is at a threshold voltage level between that high level provided by the power
17 supply and the ground voltage level, the voltage level being determined by the relative resistances of
18 resistors 153 and 154 and the voltage difference between the power supply level applied to resistor 151
19 and ground. The relative resistance of resistors 153 and 154 is selected so that the voltage level of the
20 LO TEST signal is at a threshold level for the detection of transitions of the differential RCV DATA
21 signal pair, as will be described below.

22 On the other hand, when the TST SEL test select signal is negated, a low voltage is applied to
23 node 156. In that condition, the LO TEST signal is at a ground voltage level, and the HI TEST signal
24 is at a threshold voltage level between that provided by the power supply and the ground voltage level.
25 As with resistors 153 and 154, the relative resistance of resistors 151 and 154 is selected so that the
26 voltage level of the LO TEST signal is at a threshold level for the detection of transitions of the
27 differential RCV DATA signal pair.

28 It will be appreciated that, if the LO TEST and HI TEST signals are to have the same
29 threshold voltage level, only one pair of resistors is required connected in series between the power
30 supply and ground. In that case, the LO TEST and HI TEST signals can both be obtained from the
31 node between the series-connected resistors. The TST SEL test select signal is also not needed in that
32 configuration.

33 To verify the correct operation of the line 30T, the test data utilization and control circuit 104
34 asserts the TRUE DATA SEL true data select signal and negates the COMP DATA SEL complement
35 data select signal. The assertion of the TRUE DATA SEL signal turns pass transistor 113 on, to, in
36 turn, couple the true RCV DATA signal to the differential amplifier 112. Since the TRUE DATA

1 SEL signal is asserted, inverter 162 negates the TRUE TST SEL true test select signal to turn pass
2 transistor 160 off, so that the HI TEST signal does not control the transistor 115. On the other hand,
3 the negation of the COMP DATA SEL signal turns off pass transistor 114. The negated COMP
4 DATA SEL signal enables the inverter 163 to assert the COMP TST SEL complement test select
5 signal and turn pass transistor 161 on to couple the LO TEST signal to the gate terminal of transistor
6 116.

7 In this condition, the differential amplifier 112 will generate a BUF RCV DATA buffered
8 receive data signal whose voltage level is a function only of the difference in voltage levels of the true
9 RCV DATA signal and the LO TEST signal. If the TST SEL test select signal is asserted, the voltage
10 level of the LO TEST signal will be at the threshold voltage level. To test proper reception of the true
11 RCV DATA signal when it is at a high voltage level, the DRVR TST CTRL driver test control signals
12 enables the test data generator circuit 17 (Fig. 1A) to generate true and complement OUT DATA
13 output data signals to enable driver circuit 10 to, in turn, provide a true XMIT DATA transmit data
14 signal at a high voltage level. If line 30T is operating properly, the signal is received as a RCV DATA
15 receive data signal by receiver circuit 100. That signal, along with the LO TEST signal at the threshold
16 voltage level, enable the differential amplifier 112 to generate a BUF RCV DATA buffered received
17 data signal at a low voltage level. In that condition, the differential input latch 102 will generate an
18 asserted IN DATA input data signal, that is, an IN DATA signal at a high voltage level. The test data
19 utilization and control circuit 104 receives the IN DATA signal and couples it in the RCVR TST STA
20 receiver test status signals to external circuitry (not shown).

21 On the other hand, to test proper reception of the true RCV DATA signal when it is at a low
22 voltage level, the DRVR TST CTRL driver test control signals enable the test data generator circuit 17
23 to generate true and complement OUT DATA output data signals to enable driver circuit 10 to
24 provide a true XMIT DATA transmit data signal at a low voltage level. In addition, the test data
25 utilization and control circuit 104 maintains the TST SEL signal asserted, the TRUE DATA SEL true
26 data select signal asserted and the COMP DATA SEL complement data select signal negated. The
27 asserted TST SEL signal maintains the LO TEST low test signal at the threshold voltage level, the
28 asserted TRUE DATA SEL true data select signal enables the multiplexer 110 to couple the true RCV
29 DATA signal to differential amplifier 112, and the negated COMP DATA SEL signal enables the
30 multiplexer 111 to couple the LO TEST signal to the differential amplifier. If line 30T is properly
31 coupling the true RCV DATA signal to the receiver circuit 100 the differential amplifier 112 will
32 generate a BUF RCV DATA buffered received data signal at a high voltage level. In that condition,
33 the differential input latch 102 will generate a negated IN DATA input data signal, that is, an IN
34 DATA signal at a low voltage level, which the test data utilization and control circuit 104 receives and
35 couples to the external circuitry as the RCVR TST CTRL receiver test control signals.

36 The test data generator circuit 17 and test data utilization and control circuit 104 can initiate
37 complementary operations to test the proper operation of line 30C. In particular, to verify the correct

1 operation of the line 30C, the test data utilization and control circuit 104 negates the TRUE DATA
2 SEL true data select signal and asserts the COMP DATA SEL complement data select signal. The
3 assertion of the COMP DATA SEL signal turns pass transistor 114 on, to, in turn, couple the
4 complement RCV DATA signal to the differential amplifier 112. Since the COMP DATA SEL signal
5 is asserted, inverter 163 negates the TRUE TST SEL true test select signal to turn pass transistor 161
6 off, so that the LO TEST signal does not control the transistor 116. On the other hand, the negation
7 of the TRUE DATA SEL signal turns off pass transistor 113. The negated TRUE DATA SEL signal
8 enables the inverter 162 to assert the TRUE TST SEL true test select signal and turn pass transistor
9 160 on to couple the HI TEST signal to the gate terminal of transistor 115.

10 In this condition, the differential amplifier 112 will generate a BUF RCV DATA buffered
11 receive data signal whose voltage level is a function only of the difference in voltage levels of the
12 complement RCV DATA signal and the HI TEST signal. If the TST SEL test select signal is negated,
13 the voltage level of the HI TEST signal will be at the threshold voltage level. To test proper reception
14 of the complement RCV DATA signal when it is at a high voltage level, the DRVR TST CTRL driver
15 test control signals enable the test data generator circuit 17 (Fig. 1A) to generate true and complement
16 OUT DATA output data signals to enable driver circuit 10 to, in turn, provide a complement XMIT
17 DATA transmit data signal at a high voltage level. If line 30C is operating properly, the signal is
18 received as a complement RCV DATA receive data signal by receiver circuit 100. That signal, along
19 with the HI TEST signal at the threshold voltage level enable the differential amplifier 112 to generate
20 a BUF RCV DATA buffered received data signal at a high voltage level. In that condition, the
21 differential input latch 102 will generate a negated IN DATA input data signal, that is, an IN DATA
22 signal at a low voltage level. The test data utilization and control circuit 104 receives the IN DATA
23 signal and couples it in the RCVR TST STA receiver test status signals to external circuitry (not
24 shown).

25 On the other hand, to test proper reception of the complement RCV DATA signal when it is
26 at a low voltage level, the DRVR TST CTRL driver test control signals enable the test data generator
27 circuit 17 to generate true and complement OUT DATA output data signals to enable driver circuit 10
28 to provide a complement XMIT DATA transmit data signal at a low voltage level. In addition, the test
29 data utilization and control circuit 104 maintains the TST SEL signal negated, the TRUE DATA SEL
30 true data select signal negated and the COMP DATA SEL complement data select signal asserted.
31 The negated TST SEL signal maintains the HI TEST low test signal at the threshold voltage level, the
32 negated TRUE DATA SEL true data select signal enables the multiplexer 110 to couple the HI TEST
33 signal to differential amplifier 112, and the asserted COMP DATA SEL signal enables the multiplexer
34 111 to couple the RCV DATA signal to the differential amplifier. If line 30C is properly coupling the
35 complement RCV DATA signal to the receiver circuit 100, the differential amplifier 112 will generate
36 a BUF RCV DATA buffered received data signal at a low voltage level. In that condition, the
37 differential input latch 102 will generate an asserted IN DATA input data signal, that is, an IN DATA

1 signal at a high voltage level, which the test data utilization and control circuit 104 receives and couples
2 to the external circuitry in the RCVR TST CTRL receiver test control signals.

3 In either case, the external circuitry which controls both the test data generator circuit 17 and
4 the test data utilization and control circuit 104 can receive the RCVR TST CTRL receiver test control
5 signals, representing the state of the IN DATA input data signal, and compare it to the state that it
6 would expect in response to the particular condition of the true or complement XMIT DATA signals
7 as controlled by the test data generator circuit 17. If the external circuitry determines that the RCVR
8 TST CTRL signals are not as expected, it can determine therefrom that the particular line 30T or 30C,
9 or both, is defective.

10 It will be appreciated that the test data generator circuit 17 and test data utilization and
11 control circuit 104 may also be useful in detecting certain defects in the operation of the differential
12 output driver 12, if it is unable to generate true and complement XMIT DATA signals of appropriate
13 voltage levels.

14 The multiplexers 110 and 111, along with resistor network 150, may also be useful in holding
15 the receiver 100 to a known state if either of the lines 30T or 30C have been determined to be faulty.
16 In that operation, the TST SEL test select signal is conditioned to a predetermined level to control
17 both the voltage levels of both the HI TEST high test signal and the LO TEST low test signal. In
18 addition, the TRUE DATA SEL true data select signal and COMP DATA SEL complement data
19 select signal are both negated, which enable the respective multiplexers 110 and 111 to couple the HI
20 TEST and LO TEST signals, respectively, to the transistors 115 and 116 of the differential amplifier
21 112. Since the differential amplifier 112 is controlled by signals of fixed and predetermined voltage
22 levels, the BUF RCV DATA buffered received data signals will have a fixed predetermined voltage
23 level, regardless of the voltage levels of the true and complement RCV DATA receive data signals on
24 the respective lines 30T and 30C.

25 The foregoing description has been limited to a specific embodiment of this invention. It will
26 be apparent, however, that variations and modifications may be made to the invention, with the
27 attainment of some or all of the advantages of the invention. Therefore, it is the object of the
28 appended claims to cover all such variations and modifications as come within the true spirit and scope
29 of the invention.

30 What is claimed as new and desired to be secured by Letters Patent is:

CLAIMS

1

2 1. A driver for use in transmitting a differential signal pair over a pair of output lines in
3 response to a true and complement data signal comprising:

4 A. a differential mode signal generating circuit including true and complement signal
5 generating elements for generating a differential signal pair in tandem, each of said true and
6 complement signal generating element including a high-gain element and at least one low-gain
7 element; and

8 B. a delay circuit responsive to the true and complement data signal for iteratively controlling
9 the high-gain element and low-gain element of each signal generating element to effect the generation
10 of the differential signal pair, the delay circuit controlling the high-gain element with a delay relative to
11 the low-gain element to thereby reduce ringing in the differential signal pair.

12 2. A driver as defined in claim 1 in which each of said true and complement signal generating
13 elements further includes a second low-gain element, the delay circuit controlling one of the low-gain
14 elements in each of said true and complement signal generating elements prior to controlling the high-
15 gain element, and thereafter controlling the second low-gain element.

16 3. A driver as defined in claim 1 in which each delay circuit comprises an inverter having a
17 selected delay, each delay circuit being connected to both signal generating elements, each delay
18 circuit controlling one signal generating element at the beginning of the delay and the other signal
19 generating element at the end of the delay.

20 4. A receiver for receiving a differential receive signal pair, comprising true and complement
21 receive signals having selected conditions over a pair of input lines and generating a true and
22 complement data signal comprising:


23 A. a differential receiver including:

24 i. threshold voltage generation means for generating a threshold voltage;

25 ii. a differential amplifier having true and complement input terminals for receiving signals and
26 for generating an output signal at an output terminal having a voltage level representative of the
27 difference between voltage levels of signals at said input terminals;

28 iii. multiplexer means for selectively coupling the true and complement data signals to said
29 differential amplifier during a receive mode and selectively coupling one of said true or complement
30 receive signals and the threshold voltage to input terminals of said differential amplifier; and

31 B. signal utilization means for generating a digital output signal having selected values in
32 response to the output signals from said differential receiver, the digital output signal having selected
33 data conditions corresponding to the condition of the differential signal pair during the receive mode,
34 and test conditions in response to the voltage levels of the output signals from the differential
35 amplifiers during the test mode.



SUBSTITUTE SHEET




FIG. 1B

SUBSTITUTE SHEET




FIG. 2
RECEIVER
CIRCUIT
100

SUBSTITUTE SHEET



THIS PAGE BLANK (USPTO)



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification ⁵ : H04L 25/08, H03K 17/16	A3	(11) International Publication Number: WO 92/17938 (43) International Publication Date: 15 October 1992 (15.10.92)
(21) International Application Number: PCT/US92/02466 (22) International Filing Date: 27 March 1992 (27.03.92) (30) Priority data: 676,132 27 March 1991 (27.03.91) US (71) Applicant: THINKING MACHINES CORPORATION [US/US]; 245 First Street, Cambridge, MA2142 (US). (72) Inventors: WADE, Jon, P. ; 35 Bigelow Street, Cambridge, MA 02139 (US). WELLS, David, S. ; 39 Bear Hill Road, Bolton, MA 01740 (US). (74) Agent: JORDAN, Richard, A.; Thinking Machines Cor- poration, 245 First Street, Cambridge, MA 02142 (US).	(81) Designated States: AT (European patent), AU, BE (Euro- pean patent), BG, BR, CA, CH (European patent), DE (European patent), DK (European patent), ES (Euro- pean patent), FI, FR (European patent), GB (European patent), GR (European patent), HU, IT (European pa- tent), JP, KR, LU (European patent), MC (European pa- tent), NL (European patent), NO, RO, RU, SE (Euro- pean patent). Published <i>With international search report</i> <i>Before the expiration of the time limit for amending the</i> <i>claims and to be republished in the event of the receipt of</i> <i>amendments</i> (88) Date of publication of the international search report: 14 October 1993 (14.10.93)	

(54) Title: DIFFERENTIAL DRIVER/RECEIVER CIRCUIT



(57) Abstract

A new driver circuit and receiver circuit for transmitting and receiving a differential signal pair. The driver circuit includes true and complement signal generating elements that generate a differential signal pair in tandem. Each of the true and complement signal generating elements includes a high-gain element and at least one low-gain element. The delay circuit is responsive to the true and complement data signal for iteratively controlling the high-gain element and low-gain element of each signal generating element to effect the generation of the differential signal pair, the delay circuit controlling the high-gain element with a delay relative to the low-gain element to thereby reduce ringing in the differential signal pair. The receiver circuit receives a differential receive signal pair, comprising true and complement receive signals having selected conditions over a pair of input lines and generates a true and complement data signal. The receiver circuit, during normal receiving operations, generates true and complement signals in response to the differential receive signal pair. During a test mode, the receiver circuit, in separate steps, compares the voltage levels of the true and complement receive signals to threshold voltages and generates an error signal if the selected true or complement receive signal does not have the proper relationship to the voltage level of the threshold voltage.

* (Referred to in PCT Gazette No. 25/1993, Section II)

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCI on the front pages of pamphlets publishing international applications under the PCT.

AT	Austria	FR	France	MR	Mauritania
AU	Australia	GA	Gabon	MW	Malawi
BB	Barbados	GB	United Kingdom	NL	Netherlands
BE	Belgium	GN	Guinea	NO	Norway
BF	Burkina Faso	GR	Greece	NZ	New Zealand
BG	Bulgaria	HU	Hungary	PL	Poland
BJ	Benin	IE	Ireland	PT	Portugal
BR	Brazil	IT	Italy	RO	Romania
CA	Canada	JP	Japan	RU	Russian Federation
CF	Central African Republic	KP	Democratic People's Republic of Korea	SD	Sudan
CG	Congo	KR	Republic of Korea	SE	Sweden
CH	Switzerland	KZ	Kazakhstan	SK	Slovak Republic
CI	Côte d'Ivoire	LT	Lithuania	SN	Senegal
CM	Cameroon	LU	Luxembourg	SU	Soviet Union
CS	Czechoslovakia	MC	Monaco	TD	Chad
CZ	Czech Republic	MG	Madagascar	TC	Togo
DE	Germany	MH	Maldives	UA	Ukraine
DK	Denmark	MJ	Mali	US	United States of America
ES	Spain	MN	Mongolia	VN	Viet Nam
FI	Finland				

INTERNATIONAL SEARCH REPORT

International Application No

PCT/US 92/02466

I. CLASSIFICATION OF SUBJECT MATTER (If several classification symbols apply, indicate all) ⁶		
According to International Patent Classification (IPC) or to both National Classification and IPC Int.Cl.5 H 04 L 25/08 H 03 K 17/16		
II. FIELDS SEARCHED		
Minimum Documentation Searched ⁷		
Classification System	Classification Symbols	
Int.Cl.5	H 04 L H 03 K	
Documentation Searched other than Minimum Documentation to the Extent that such Documents are Included in the Fields Searched ⁸		
III. DOCUMENTS CONSIDERED TO BE RELEVANT⁹		
Category ⁹	Citation of Document, ¹¹ with indication, where appropriate, of the relevant passages ¹²	Relevant to Claim No. ¹³
X	PATENT ABSTRACTS OF JAPAN vol. 13, no. 218 (E-761)(3566) 22 May 1989 & JP,A,10 29 116 (NEC) see abstract ---	1-3
X	Proceedings of the IEEE 1989 Custom Integrated Circuit Conference, 15 - 18 May 1989, San Diego, US; IEEE, New York, US, 1989; pages 1431 - 1434, Cox et al.: "VLSI performance compensation for off chip drivers and clock generation" see page 1432, left column, paragraph 2 -paragraph 3 see figure 2 -----	1-3
<div style="display: flex; justify-content: space-between;"> <div style="width: 45%;"> <p>⁹ Special categories of cited documents: ¹⁰</p> <p>"A" document defining the general state of the art which is not considered to be of particular relevance</p> <p>"E" earlier document but published on or after the international filing date</p> <p>"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)</p> <p>"O" document referring to an oral disclosure, use, exhibition or other means</p> <p>"P" document published prior to the international filing date but later than the priority date claimed</p> </div> <div style="width: 45%;"> <p>"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention</p> <p>"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step</p> <p>"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.</p> <p>"&" document member of the same patent family</p> </div> </div>		
IV. CERTIFICATION		
Date of the Actual Completion of the International Search	Date of Mailing of this International Search Report	
12-05-1993	0 3. 09. 93	
International Searching Authority	Signature of Authorized Officer	
EUROPEAN PATENT OFFICE	P. SCRIVEN	

Form PCT/ISA/210 (second sheet) (January 1985)

INTERNATIONAL SEARCH REPORT

national application No.

PCT/US 92/02466

Box I Observations where certain claims were found unsearchable (Continuation of item 1 of first sheet)

This international search report has not been established in respect of certain claims under Article 17(2)(a) for the following reasons:

1. ☐ Claims Nos.:
because they relate to subject matter not required to be searched by this Authority, namely:
2. ☐ Claims Nos.:
because they relate to parts of the international application that do not comply with the prescribed requirements to such an extent that no meaningful international search can be carried out, specifically:
3. ☐ Claims Nos.:
because they are dependent claims and are not drafted in accordance with the second and third sentences of Rule 6.4(a).

Box II Observations where unity of invention is lacking (Continuation of item 2 of first sheet)

This International Searching Authority found multiple inventions in this international application, as follows:

1. claims 1-3; 2. claim 4
For further information see form PCT/ISA/206 dated 03-06-93

1. ☐ As all required additional search fees were timely paid by the applicant, this international search report covers all searchable claims.
2. ☐ As all searchable claims could be searched without effort justifying an additional fee, this Authority did not invite payment of any additional fee.
3. ☐ As only some of the required additional search fees were timely paid by the applicant, this international search report covers only those claims for which fees were paid, specifically claims Nos.:
4. ☒ No required additional search fees were timely paid by the applicant. Consequently, this international search report is restricted to the invention first mentioned in the claims; it is covered by claims Nos.:

1-3

Remark on Protest

- ☐ The additional search fees were accompanied by the applicant's protest.
- ☐ No protest accompanied the payment of additional search fees.

**This Page is Inserted by IFW Indexing and Scanning
Operations and is not part of the Official Record**

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- ☐ **BLACK BORDERS**
- ☐ **IMAGE CUT OFF AT TOP, BOTTOM OR SIDES**
- ☐ **FADED TEXT OR DRAWING**
- ☐ **BLURRED OR ILLEGIBLE TEXT OR DRAWING**
- ☐ **SKEWED/SLANTED IMAGES**
- ☐ **COLOR OR BLACK AND WHITE PHOTOGRAPHS**
- ☐ **GRAY SCALE DOCUMENTS**
- ☐ **LINES OR MARKS ON ORIGINAL DOCUMENT**
- ☐ **REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY**
- ☐ **OTHER:** _____

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.

THIS PAGE BLANK (USPTO)